

FINAL REPORT

APPENDIX A

DEFINITION OF AVIONICS CONCEPTS FOR A HEAVY LIFT CARGO VEHICLE

for Marshal Space Flight Center

Contract Number NAS8-37578

September 1989

GENERAL DYNAMICS
Space Systems Division

(NASA-CR-183817) DEFINITION OF AVIONICS
CONCEPTS FOR A HEAVY LIFT CARGO VEHICLE,
APPENDIX A Final Report (General Dynamics
Corp.) 38 p CSCL 01D

N90-13380

Unclass

G3/06 0243191



National Aeronautics and Space Administration
Washington, D.C. 20546-0001

Report Documentation Page

1. Report No.	2. Government Accession No.	3. Recipient's Catalog No.	
4. Title and Subtitle Definition of Avionics Concepts for a Heavy Lift Cargo Vehicle - Appendix A, Final Report		5. Report Date Sept. 1989	
		6. Performing Organization Code	
7. Author(s)		8. Performing Organization Report No.	
		10. Work Unit No.	
9. Performing Organization Name and Address General Dynamics Space Systems Division San Diego, CA.		11. Contract or Grant No.	
		13. Type of Report and Period Covered Final 03/88 - 09/89	
12. Sponsoring Agency Name and Address National Aeronautics & Space Administration Washington, D.C. 20546-0001		14. Sponsoring Agency Code	
15. Supplementary Notes Prepared for Marshall Space Flight Center/PD14			
16. Abstract The major objective of the study task was to define a cost effective, multiuser simulation, test, and demonstration facility to support the development of avionics systems for future space vehicles. This volume provides the results of the main simulation processor selection study and describes some proof-of-concept demonstrations for the avionics test bed facility.			
17. Key Words (Suggested by Author(s)) Avionics Space Vehicles Test beds Simulation Labs		18. Distribution Statement unclassified - unlimited	
19. Security Classif. (of this report) unclassified	20. Security Classif. (of this page) unclassified	21. No. of pages 36	22. Price

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1.0 INTRODUCTION	3
1.1 Scope.....	3
1.2 Background.....	3
1.2.1 Follow-On Study Objectives	5
2.0 GROUND BASED TESTBED MAIN PROCESSOR SELECTION STUDY.....	5
2.1 Main Processor Candidate Screening	10
2.2 Main Processor Benchmark Testing	13
2.3 E.A.I. Evaluation.....	19
2.4 Evaluation of the New Harris and Concurrent Computer Systems.....	20
3.0 GBT CONTROL, MONITORING AND DISPLAY SOFTWARE.....	21
3.1 Background.....	21
3.2 GBT Philosophy	21
3.3 GBT Software Architecture.....	22
3.3.1 Software Architecture Characteristics.....	22
3.3.1.1 Real-time Simulations Multi-Processor Based.....	22
3.3.1.2 Phases of Flight.....	23
3.3.1.3 Integration of Avionics Hardware Into Real-Time Simulations.....	23
3.3.1.4 Real Time Simulation of Avionics Hardware	23
3.3.1.5 Fault Insertion Capabilities	23
3.3.1.6 Stand-Alone Avionics Hardware Testing.....	23
3.3.1.7 User Friendly Interface.....	23
3.3.1.8 Multiple Users.....	23
3.3.2 Menu Architecture.....	24
3.3.3 Menu Design	25
3.3.3.1 Main Status and Allocation Menu.....	25
3.3.3.2 Hardware Status and Allocation Menu.....	26
3.3.3.3 Test Control and Monitor Menu.....	27
3.3.3.4 Test Selection Menu	28

<u>Section</u>	<u>Page</u>
3.3.4 Simulation Models.....	29
3.3.4.1 Mission/Vehicle/Environment Models.....	29
3.3.4.2 Avionics Simulation Models	29
3.4 GBT Design Concept Demonstrations.....	30
3.4.1 May Demonstration	31
3.4.2 June Demonstration	31
3.4.3 September Demonstration.....	32
3.4.3.1 Demonstration Objectives	33
3.4.3.2 Modular Vehicle Dynamics Software.....	34
3.4.3.3 Shuttle C, Hardware in the Loop Demonstration.....	34
3.4.4 Proposed December Demonstration	34
3.4.4.1 Lab to Lab Data Communications.....	34
3.4.4.2 Integration of New Propulsion Lab Resources.....	35

1.0 INTRODUCTION

Appendix A to the Final Report, of the National Aeronautics & Space Administration study, "Definition of Avionics Concepts for a Heavy Lift Cargo Vehicle" was written by the Space Systems Avionics Group of General Dynamics. It was performed under contract NAS8-37578 for the Marshall Space Flight Center.

1.1 Scope

This document contains:

- Results of the Main Processor Selection Study
- Description of the Avionics Testbed Demonstration

Most Main Processor Selection material and Demonstration hardware and software descriptions are contained in this volume. Any material felt to be in conflict with material previously presented in the Final Report or Preliminary Design Document should be viewed as more current and supersedes the older material.

1.2 Background

The HLCV avionics study was originally meant to focus the development of advanced avionics systems for various space vehicles for the next ten to fifteen years. Figure 1.2-1 shows the role the HLCV Avionics study was envisioned to play. Scoped to start with an expendable, Shuttle derived booster, it was to define an optimum progression of upgrades and transitions until a fully reusable fixed wing booster system was achieved. Not limited to boosters, the study was to explore second stages, recoverable modules, and the attendant ground support systems.

Methods for accelerating the application of beneficial new technologies to existing and future systems were needed. To this end, a Ground Based Testbed was to be defined. Though not a stated goal, lowering the overall cost per pound of orbiting a payload drove the study to include the definition of the optimal mix of ground and airborne check out capability. Autonomous operation of the far term vehicles was felt to be a logical goal.

Shortly after the first review, the customer directed a shift in emphasis to a more detailed definition of the Ground Based Testbed, (GBT), that would support development of the HLCV avionic systems. The HLCV reference vehicle avionic systems were defined to the level required to size the GBT main processor, G&N Extension, and interconnecting busses and networks.

A target implementation schedule was provided by MSFC in October linking the HLCV GBT and the Marshall Avionics System Test bed (MAST) efforts (see Figure 1.2-2.). Also defined were specific functional support levels with dates and projected budget allocations. A candidate site for the GBT/MAST was also provided. The third Quarter Review reflected these inputs and specifically costed the Phase 1 lab configuration. For purposes of this study the terms MAST and GBT are synonymous.




FIGURE 1.2-1. HLCV AVIONICS STUDY: FOCUS FOR AVIONICS ADVANCED DEVELOPMENT




FIGURE 1.2-2 HLCV / MAST IMPLEMENTATION

Two follow-on tasks were added to the study in March 1989. They included continuation of the Main Processor Selection effort and two Ground Based Testbed Conceptual Demonstrations. Appendix A was added to the Final Report to document the results of these efforts.

1.2.1 Follow-On Study Objectives

As stated in the revised Statement of Work:

The contractor shall perform a detailed evaluation of several host simulation computer systems for the Avionics test bed. This activity shall include additional evaluation of the two primary candidates identified during the initial phase of this study together with the evaluation of two or more alternatives. The contractor shall support benchmark runs on the candidate systems to verify performance.

Results of this study are reported in Section 2 entitled Main Processor Selection study.

The second major objective was specified as being:

The contractor shall perform a demonstration of the avionics test bed concept defined in Task 5.4(b) to drive out and refine the test bed hardware and software requirements. Major objectives are to further identify and demonstrate system software characteristics which can be implemented to achieve user friendliness and rapid configuration for the test bed and to demonstrate the ability to rapidly and efficiently interface with and to close the simulation loop around flight-type hardware. The demonstration shall be performed at MSFC, utilizing a government provided simulation computer, three-axis table and launch vehicle dynamics and environmental models. The contractor shall perform the demo design, integration, and tests and shall provide the software for simulation monitoring and control together with TVC actuator, RCS thruster and avionics software models. The contractor shall also provide for the duration of this task appropriate GN&C and interface hardware to support the evaluation of hardware in the loop simulation capability.

Results of the demonstrations performed are reported in Section 3.

A subset of the second major objective was identified as:

The contractor shall also identify and demonstrate system software characteristics to achieve user friendliness and rapid reconfiguration for the test bed.

Its results are reported in Sections 3 & 4.

2.0 GROUND BASED TESTBED MAIN PROCESSOR SELECTION STUDY

The functional requirements for the GBT Main Processor were dominated by several key issues. The GBT architecture and the philosophy upon which it was based was perhaps the more dominant of these issues. Figure 2.0-1 shows the target lab functional configuration.

The processors initial role is to be able to simulate a Phase 1 HLCV avionics system in its real time operational environment. This must be done with sufficient fidelity that the avionic system concepts and resulting designs may be accurately evaluated against accepted benchmark performance standards. The other end of the Main Processor operational continuum requires it to control and supervise the avionics hardware testbed and other resources in providing a "native" operational environment to the Units Under Test (UUT). The latter requires a parallel processor capable of sharing fast global memory with satellite labs and processors. The ability to efficiently interface with high speed data bases with a minimum of loss to overhead is essential.




FIGURE 2.0-1. GROUND BASED TESTBED

Sizing of the Main Processors throughput is driven by the type of simulations it must run in real time. Figure 2.0-2 shows a typical hardware in the loop simulation of a three string Phase 1 avionics system. Note the interaction of each functional software module. Figure 2.0-3 quantifies this simulation at between 177.4 to 214.2 Millions instructions per second (MIPS). Figure 2.0-4 shows the comparative number of instructions for each element of the simulation. Note the number of instructions required by vehicle Dynamics and Body Bending modules. Figure 2.0-5 shows the throughput requirements of the same simulation elements. Note the overwhelming requirement of the Actuators. Figure 2.0-6 depicts the parallelization

of the overall simulation showing module assignments of four typical processors. Note the assignments were based on 5.8 MIPS CPUs. The selected processor uses RIS architecture and has +20 MIPS capability.




FIGURE 2.0-2. TYPICAL SIMULATION MODULE INTERACTION
(SINGLE VEHICLE, MEDIUM FIDELITY, 3-STRING AUTOPILOT AVIONICS ON HOT BENCH)

ORIGINAL PAGE IS
OF POOR QUALITY

MODULE	INSTRUCTIONS PER LOOP	COMP RATE (Hz)	INSTRUCTIONS PER SEC/LOOP	LOOPS	INSTRUCTIONS PER SEC
RCS	124	500	62K	20	1.24M
Engine (thrust)	114	500-10K	57K-1.14M	20	1.14M-22.8M
(fuel use)	27	500	13.5K	20	270K
Gravity	572	500	286K	1	286K
Gravity gradient	181	500	90.5K	1	91K
Veh Dynamics	1481	500-10K	740.5K-14.8M	1	741K-14.8M
Atmosphere	52	10-500	520-26K	1	26K
Aero Forces	663	500	331.5K	1	332K
Mass props					
(tanks)	63	10-500	630-31.5K	20	13K-630K
(vehicle)	157	10-500	1570-78.5K	23	11K-550K
Fuel Slosh	400	500	200K	1	200K
Body Bending	1000	500	500K	1	500K
Total w/o Actuators and I/O					4.9M-41.7M
I/O	50	500	25K	500	12.5M
Actuators	399	10000*	4M	40	160M
Total					177.4M-214.2M

Note: Higher computation rates are for high fidelity events such as vehicle separation

FIGURE 2.0-3. TYPICAL SIMULATION SOFTWARE THROUGHPUT
(SINGLE VEHICLE, MEDIUM FIDELITY, 3-STRING AUTOPILOT AVIONICS ON HOT BENCH)




FIGURE 2.0-4. SIMULATION MODULE INSTRUCTION SIZING




FIGURE 2.0-5. SIMULATION MODULE THROUGHPUT COMPARISON




FIGURE 2.0-6. TYPICAL PARALLEL PROCESSING TIMING DIAGRAM (SINGLE VEHICLE, MEDIUM FIDELITY, 3-STRING AUTOPILOT AVIONICS)

2.1 Main Processor Candidate Screening

Figure 2.1-1 reviews the main criteria/requirements upon which the initial paper study was conducted. Figure 2.1-2 shows the companies/products evaluated in the paper study from which the final screening candidates were chosen.

Note the diversity of computers considered. They ranged from general purpose to highly specialized processors. Figure 2.1-3 reviews this continuum and the associated applications.

The initial screening for the Main Processing System was based upon the following requirements:

- Real time operating system
- Global/shared memory support
- High I/O & throughput rates (as directed by the simulation requirements)
- Interface with avionics hardware
- Scaleability with minimal software impact
- Productive development environment
- Minimize re-development of existing software models
- Capable of hosting expert systems

Figure 2.1-4 shows the criteria for final screening and the resulting candidates selected for the benchmark performance tests.

REAL-TIME SIMULATION REQUIREMENTS (minimum support for advanced launch vehicle test-beds)	
<u>SYSTEM ARCHITECTURE</u>	
System Architecture	True distributed control & I/O support
Processing Speed	160 WS-MIPS: Vhcl dynmcs, On-board Ops, Env'l support
Memory Structure	Global memory essential for model-to-model comm.
Connectivity	System extensibility (300 MIPS) & Workstation connectivity
Internal Interrupt Service	RT process-to-process interrupt serviceability
Operating System	1-copy UNIX™ environment with Real-Time extensions, task: assignment, priority & residence locking
<u>INTERFACING CAPABILITY</u>	
External I/O Bus	Memory map into VME/VXI Bus memory
External Interrupt Service	Minimum 2-level interrupts; servicing within 0.5 ms
Available Interfaces	Ethernet TCP/IP; MIL-STD-1553B
<u>VENDOR</u>	
Company strength	Established company & track record for parallel experience
Product Maturity	System within 6 month of delivery and through beta testing
Current Real-Time Applications	Support for "special" I/F's, drivers & OS extensions

FIGURE 2.1-1. HIGH PERFORMANCE SYSTEM ASSESSMENT

ORIGINAL PAGE IS
OF POOR QUALITY

Alliant Computer Systems Corp.	TCP/IP multi-VME	Src/Port	YES	4.3 R/T	YES	56	8	100MB/s	Limited	Large	Parallel s/w	R/T SIMULATION
Ametek Computer Research Div.	VME	Limited	YES		YES	Distrib'd	?	1024	20MB/s	Small		VECTOR DATA PROCESSING
BBN Corp.	MULTIBUS multi-VME	Src/Port 40 MB/s	YES	4.3 R/T 1000 UNIX like no R/T	YES	YES	600	256	512MB/s	Limited	Fair	Mass h/w Parallel s/w tools NEW SAW REPORTED
Cogent Research	TCP/IP			UNIX like no R/T	YES	Distrib'd	150/940	14/1900	?		Parallel s/w tools	SM / MODELING
Concurrent Computers Corp.	YES	4 Levels 10MB/s	YES	SYS V UNIX like no R/T	YES	YES	76/204	12	64/256MB	YES	Large	Parallel h/w R/T SIMULATION
Dats General Corp.	TCP/IP	Limited	YES	UNIX V no R/T	YES		12	2	?	Limited	Limited	MODELING
Digital Equipment Corp.	TCP/IP			UNIX V no R/T	YES		24	4	?	YES		SM / MODELING
Eldec Corp.	YES	YES	YES	V & 4.3 R/T	YES	YES	400/600	12	320 MB/s	YES	Large	Parallel h/w R/T SIMULATION
Encore Computer Corp.	TCP/IP multi-VME	Limited	YES	V & 4.3 no R/T	1 yr	YES	300 4000	Link 4000	100MB/s		Parallel ADA	SM / MODELING
Flexible Computer Corp.	TCP/IP	YES	YES	UNIX like Dev & R/T	YES	YES	40/50	20	?		Small	Parallel s/w tools R/T DATA ACQUISITION
Floating Point Systems Inc.	TCP/IP	Limited	YES	4.3 V/4.3	YES	YES	16	4	?	Limited		Parallel s/w tools VECTOR DATA PROCESSING
Gould Inc.	YES	1ms	YES	R/T 3000	YES	Reflective	20/140	1/8	154MB/s	YES	Large	R/T SIMULATION
Harris Corp., Computer Syst. Div.	YES	no level 40 MB/s	YES	UNIX like Dev & R/T	YES	Global & On brd	48/138	8	80MB/s	YES	Large	R/T SIMULATION
Intel Scientific Computer Corp.	TCP/IP multi-VME					Hypercube	1024	256	?	Front end	no auto parallel	SM / MODELING
Multiflow Computer Inc.	TCP/IP			4.3 no R/T	YES	YES	215	?	492MB/s	APOLLO Front end	Parallel s/w tools	MODELING
NCube Corp.	VME		YES	UNIX like no R/T	YES	Hypercube	2048	1024	180MB/s	Front end	Small	R/T DATA ACQUISITION
Sequent Computer Systems Inc.	TCP/IP	Limited	YES	UNIX like no R/T	YES	YES	48	30	80MB/s		Parallel s/w tools	SM / MODELING
Thinking Machines Corp.	TCP/IP					Distrib'd	?	65536	?		Mass h/w Parallel	SINGLE INSTRUCTION MULTIPLE DATA

FIGURE 2.1-2. BASIC FUNCTIONAL SYSTEM ASSESSMENT




FIGURE 2.1-4. SELECTION CRITERIA/CANDIDATES

2.2 Main Processor Benchmark Testing

Due to the importance of the Main Processor Selection, a performance evaluation between the final two candidates was performed. Several tests were run by BBN and Concurrent Computers. Figure 2.2-1 outlines the tests run. These tests included five industry benchmarks, a Space Shuttle Main Engine Simulation provided by MSFC and an Ascent Simulation provided by GDSS. Results of these initial tests are shown in Figure 2.2-2.

To understand the test results one must first understand the processors evaluated and their attendant architectures. The resulting differences in architectures and data processing strategies should logically be manifested in the test run. Table 2.2-1 highlights some of the differences of the units available for testing.




FIGURE 2.1-3. HIGH PERFORMANCE SYSTEM ASSESSMENT

- **PERFORMED FOR GDSS BY CANDIDATE VENDORS**
- **DHRYSTONE (INDUSTRY STANDARD)**
 - Tests typical Integer system software mix
 - 53% assignments, no I/O, 47% array indexing and Integer math
 - Cache based architectures will do very well here
- **WHETSTONE (INDUSTRY STANDARD)**
 - 65% Integer Instruction 35% floating point
 - Exponential and transcendental functions
- **LINPACK (INDUSTRY STANDARD)**
 - Heavy floating point computations
 - Matrices and linear operations
- **SSME SIMULATION (MSFC) AND MODIFICATIONS**
 - Provide a measure of performance relative to existing systems at MSFC
- **ASCENT PHASE SIMULATION (GD/SS) AND MODIFICATIONS**
 - Demonstrate parallel operation of an existing simulation
 - Yield relative before/after time comparisons

FIGURE 2.2-1. TECHNICAL DEMONSTRATION - BENCHMARKS

EXISTING/AVAILABLE TODAY			PROJECTED CONFIGURATIONS	
BENCHMARK	BBN	CONCURRENT	BBN	CONCURRENT
DHRYSTONE		2835	34000 [12]	N/A
WHETSTONE SINGLE	.826 MIPS	6.56606 MIPS	15 MIPS [21]	6.56606 MIPS
WHETSTONE DOUBLE	.750 MIPS	4.52110 MIPS	N/A	4.52110 MIPS
LINPACK SINGLE	.096 MFLOPS	1.3 MFLOPS	4 MFLOPS [63]	20 MFLOPS [17]
LINPACK DOUBLE	.084 MFLOPS	.87 MFLOPS	N/A	N/A
SSME (UNMODIFIED)	29hrs.8min (1048.80)	1hr.11min (42.60)	41min.57sec (25.17)	4min.20sec (2.60)
ASCENT UNMODIFIED	594 sec (59.4)		14.26 sec (1.426)	
w/2 SIMULTANEOUS COPIES	601 sec (60.1)		14.42 sec (1.442)	
w/5 SIMULTANEOUS COPIES	677 sec (67.7)		16.25 sec (1.625)	
w/7 SIMULTANEOUS COPIES	879 sec (87.9)		21.01 (2.101)	

[] = Relative Speedup
() = Fraction of Real-Time

FIGURE 2.2-2. TECHNICAL DEMONSTRATION - BENCHMARK RESULTS
SINGLE NODE OPERATION

BBN	Concurrent
<ul style="list-style-type: none"> • Memory is segmented into local 4K blocks • Highly De-centralized architecture • Memory is limited to 4 MB or 16 MB per processor (phase 1 (16 * 4MB), target (15 * 16MB)) • No pipelined instructions • All data fetches on non-local memory must go through the butterfly switch 	<ul style="list-style-type: none"> • All memory is global • Centralized bus architecture • Limited to 16 MB total data memory • Each processor has a 40stage pipeline and two (2) 8K caches (1 instruction and 1 data)

TABLE 2.2-1. UNIT DIFFERENCES

The BBN architecture links a large number of parallel processing modules via a proprietary "Butterfly Switch". The Concurrent architecture links its processing modules via a more conventional 256 MBS backplane. BBNs operating system through real-time, is not as developed as Concurrents. BBNs expandability looks better, but Concurrent has deployed systems that had throughputs of 150 MIPS. BBNs architecture should permit better parallel processing speeds and scale up more easily.

SSME PROGRAM

- Instructions (MIPS) Estimate
 - 4073 Instructions * 50 khz loop time = 203.65 MIPS
 - 100 sec simulation * 203.65 MIPS = 2.0365×10^{10} Instructions
- Floating-point operations (FLO) estimate
 - 1170 FLO * 50 khz loop time = 58.5 MFLOPS
 - 100 sec simulation * 58.5 MFLOPS = 5.85×10^9 FLO
- Tech demo performance
 - single-processor
 - present processor MIPS and MFLOPS rates (based on SSME program)

	Actual Simulation	Time	Actual MIPS rate (SSME benchmark)	Actual MFLOPS rate
BBN	29:08:00	= 104,880 sec	0.194 MIPS	0.056 MFLOPS
Concurrent	1:11:00	= 4,260 sec	4.781 MIPS	1.373 MFLOPS

FIGURE 2.2-3. TECHNICAL DEMONSTRATIONS - PROJECTIONS

The industry standard benchmarks are primarily aimed at single processor performance evaluations and are NOT as representative in predicting performance of GBT tasks as are the two simulation benchmarks. Figure 2.2-3 details the MSFC SSME benchmark and the comparative results of the candidates. Figure 2.2-4 shows the results of the GDSS provided identical assistance to the candidates in parallelizing the benchmark simulation programs.

Figure 2.2-5 and 2.2-6 show the initial approaches suggested to both candidates for the SSME and Ascent Programs respectively.

DYNAMIC SIMULATION (ASCENT) PROGRAM

- Instructions (MIPS) Estimate
 - 10 sec simulation * 13.5 MIPS = 135 * 10⁶ Instructions
- Floating-point operations (FLO) estimate
 - 10 sec simulation * 5.02 MFLOPS = 5.02 x 10⁹ FLO
- Tech demo performance
 - single-processor
 - present processor MIPS and MFLOPS rates
(based on Dynamic Simulation program)

	Actual Simulation Time	Actual MIPS rate (Dynamic Sim benchmark)	Actual MFLOPS rate (Dynamic Sim benchmark)
BBN Concurrent	594sec	0.227 MIPS	0.085 MFLOPS

FIGURE 2.2-4. TECHNICAL DEMONSTRATIONS - PROJECTIONS

PROC #1	PROC #2	PROC #3	PROC #4	PROC #5	PROC #6	PROC #7	PROC #8	PROC #9	PROC #10	PROC #11	PROC #12
S_F1 P_5	S_F2 DW_OPO	S_01 DW_MC DW_FNBP W_01	S_02 RHO_5 DW_FPO	P_C P_FP DW_FPF E-FPO	P_4 P_OS	T_W1_5 T_W2_5 DW_FN P_MFVD RHO_4 P_9 P_POS	DW_FD2 DW_4 T_W2_4 P_OP DW_OPF	T_W1_4 E_OPO DW_OS T_CCV T_MOV T_MFV	DW_OP3 T_OPV T_FPV	P_F1	DW_MOV
226 FLO	224 FLO	226 FLO	226 FLO	226 FLO	226 FLO	226 FLO	223 FLO	221 FLO	154 FLO	165 FLO	163 FLO

- All state variable computations and integrations performed independently
- Computations spread out over 12 processors
- Longest computation path length in an individual processor is 226 FLO (floating point operations)
- Original program (no parallelization) path length is 1170 FLO
- Predicted execution time for parallel version:


$$226 / 1170 = 0.193 \text{ *unparallelized execution time}$$
- Time for 100 sec simulation on Concurrent (present processor)

$$4260 \text{ sec (actual unparallelized execution time)}$$

$$\Rightarrow 0.193 * 4260 \text{ sec} = 822 \text{ sec (parallel execution time)}$$
- Time for 100 sec simulation on Concurrent (with 20 MFLOP vector processor)

$$\frac{1.373 \text{ MFLOP (present processor)}}{20 \text{ MFLOPS (vector processor)}} * 822 \text{ sec} = 56.4 \text{ sec}$$

FIGURE 2.2-5. SSME DEMO PROGRAM PARALLELIZATION



Based upon these initial test results, projections were made on the future performance of the candidates. Figure 2.2-7 shows those projections.

At this point, Concurrents performance was clearly demonstrated to be closer to their advertised capabilities. BBN was hurt in that the unit available for test didn't represent the greater enhanced capabilities of their 88000 based model about to be released. This however, didn't mitigate BBN's optimistic claims for their current models performance. Concurrent also had a mature real-time operating system capable of handling the GBT requirements now and in the future. BBN's new unit would use an operating system yet unproven.

At this point BBN effectively dropped out of further testing due to a reorganization of their local marketing organization.

DESCRIPTION	ADVERTISED SINGLE NODE FIGURES				ACTUAL SINGLE NODE FIGURES			
	PHASE 1		TARGET		PHASE 1		TARGET	
	BBN	CONCURRENT	BBN	CONCURRENT	BBN	CONCURRENT	BBN	CONCURRENT
MIPS	2.5	6.4	17	6.4	0.8	6.6	5	6.6
MFLOPS	0.5	1.2	20	41.2	0.96	1.3	4	21.3
I/O (MBs)	2	40	512	40	2	40	2	40
Bus Speed (MBs)	4	64	40	256	4	64	4	64
Memory Capacity (MB)	4	256	16	256	4	256	4	256
# of Processors	1	1	1	1	1	1	1	1
	ACTUAL PERFORMANCE FIGURES				ACTUAL PERFORMANCE FIGURES			
	PHASE 1		TARGET		PHASE 1		TARGET	
	BBN	CONCURRENT	BBN	CONCURRENT	BBN	CONCURRENT	BBN	CONCURRENT
MIPS	40	76.8	272	153.6	12.8	79.2	80	158.4
MFLOPS	8	14.4	320	988.8	1.536	15.6	64	511.2
I/O (MBs)	2	40	512	40	2	40	2	40
Bus Speed (MBs)	4	64	40	256	4	64	4	64
Memory Capacity (MB)	64	256	256	256	64	256	64	256
# of Processors	16	12	16	24	16	12	16	24
	PHASE 1 DELTA		TARGET DELTA					
	BBN	CONCURRENT	BBN	CONCURRENT				
	0.32	1.03125	0.29411765	1.03125				
	0.192	1.083333333	0.2	0.51699029				

FIGURE 2.2-7. TECHNICAL DEMONSTRATIONS - PROJECTIONS

Since the selection of the Main Processor was so important in assuring the GBTs success, two more candidates were given the opportunity to run the performance benchmarks. They included Harris and E.A.I.. The groundrules remained the same for both new participants. Some new factors, however, were now being considered in the final selection of vendor for the Main Processor. These factors centered about the introduction of a new generation of computers which utilized the Reduced Instruction Set (RISC) CPU chip sets. Since their introduction was eminent, a new effort was launched to evaluate their added capabilities against the advantages of using currently available, more mature systems. One factor which was drastically apparent from Concurrent was a favorable shift in the price to performance ratio. The original model 3280 Phase 1 unit with required peripherals cost about \$1.4M. The new RISC unit had twice the performance at about half the price. This permits Phase 1 compliance with Phase 3 throughput requirements.

Two of the remaining candidates were involved in this development of new products using RISC processors. E.A.I. was investigated since their Analog/Digital hybrid had successfully been used to model the Shuttle Main Engines and were prime candidates for use in the new propulsion system laboratory.

Harris and E.A.I. were both provided the same data for running the benchmarks formally run by Concurrent and BBN. Harris completed the benchmarks using their Night Hawk 3000 using a single CPU. Table 2.2-2 summarizes the results and compares them with the Concurrent results using a single CPU.

Figure 2.2-8 compares the current Harris and Concurrent systems.

MFGR	SSME FORTRAN PROGRAM	ASCENT C-PROGRAM
Harris	2 hrs 6 min 6 sec	2 min 55 sec
Concurrent	1 hr 11 min 27 sec	1 min 42 sec

TABLE 2.2-2. HARRIS & CONCURRENT SINGLE CPU BENCHMARK RESULTS

ISSUE	CONCURRENT	HARRIS
Throughput	6.4 MIPS/CPU (9.4 Var MIPS)	6 WHETSTONE MIPS/CPU
Bus Bandwidth (Mbyte / s)	256 sustained 320 max	80
On-Board Memory	512 MB (Global Memory)	8 MBYTE
Growth Capabilities	3280E-12 Processors	MC88000 RISC (15 MIPS)
Processor Type	RISC (20+MIPS/CPU) MIPS Chip	4 CPU/board
S/W Compatibility	Proprietary Bit Slice	MC68030
Op Sys	OS/32 same OS for RT&Development	Real-Time Unix
PHIGS	YES (MC and PSITECH Board)	Yes
GKS	Yes (MC)	Yes
Xwindows	Yes (MC)	Yes
IGES		
FORTRAN	Yes	Yes
C	Yes	Yes
Ada	Yes	Yes
Interrupt Structure	4 levels (1024/level/processor+20)	87 Prioritized
Connectivity	E bus to E bus	Shared Memory & Interrupts
VME Throughput	6MB/S/VMEB1-FOSB1 10MB/S	
Cabinets	3	1
Open System	NO (RTU--Yes)	Yes
PERFORMANCE		
FORTRAN Benchmark		
1 Processor	1:11:27	2:06:06
2 Processors	0:53:32	Not Run
C Benchmark	0:1:42:00	0:02:05
Current Capability		
Through-Put Max	104 MIPS (256)	46

FIGURE 2.2-8. CONCURRENT/HARRIS COMPARISON

2.3 E.A.I. Evaluation

A basic problem was encountered in trying to evaluate the E.A.I. SimStar computer. Though E.A.I. was very responsive in providing basic performance data on their products, they would not run the benchmarks provided since the benchmarks were designed to evaluate primarily digital computers and were in a incompatible form. The E.A.I. machines were basically custom units built from "off-the-shelf" modules. They had successfully run a real-time

simulation of the Shuttle SSME which was much higher fidelity than the MSFC benchmarks used in our evaluation.

After several discussions with the local E.A.I. representatives, we came to an agreement that the E.A.I.'s performance on the SSME program demonstrated their clear superiority in that type of task. The other requirements which were covered in Figure 2.2-1 could not all be satisfied by this type of hybrid computer. The E.A.I., in short, would be an ideal resource upon which many simulations could be run, but its architecture would limit, if not preclude, it from functioning successfully as the Main Processor in the GBT.

2.4 Evaluation of the New Harris and Concurrent Computer Systems

Harris and Concurrent had clearly demonstrated that their advertised and measured performance levels were reasonably close. Their credibility was also enhanced by strong followings throughout GDSS. With Concurrent and Masscomp merging, their respective stability was felt to be enhanced. Harris had recently recommitted to a real-time simulation emphasis with their Night Hawk computers.

The Main Processor selection study at this point, based on current performance and specifications, would have recommended purchase of the Concurrent 3280 processor. Since the originally projected purchase date had passed and been delayed nearly a year, a reevaluation was clearly needed. It would look at the new products available in the new time frame.

Both Concurrent and Harris were invited to identify their new products available in the January 1990 time frame. Simple proprietary briefings were given. From these briefings a revised Phase 1 Main Processor Configuration was developed. Both manufacturers priced a system which would meet these preliminary requirements.

Due to the proprietary nature of the briefings and the respective designs and schedules covered, only general results can be covered. Concurrent and Harris had both been looking at similar RISC chip sets. Concurrent had started a development program several months before Harris, having already selected a RISC chip set. Both had Real-time operating systems, Ada compilers and the other software tools required. Concurrent had products (Masscomp computers) in the field with a real-time UNIX operating system. At the time of the briefing, Harris had not delivered a multiprocessor (more than 3 CPUs) NightHawk to an outside customer.

Based on Concurrent's experience with multiprocessor systems, head start on its RISC unit development and its willingness to commit to beta unit delivery by January 1990, it was felt to be the best choice. Price also had a very significant influence on the choice, as did a software development strategy. Concurrent's price for the Phase 1 unit was significantly lower than Harris. Concurrent also offered a Masscomp unit for software development by October. Its software was guaranteed to be transportable to the new GoldRush (RISC unit).

3.0 GBT CONTROL, MONITORING AND DISPLAY SOFTWARE

3.1 Background

The Ground Based Testbed concept rests heavily on its ability to integrate existing and emerging test laboratory resources into a versatile, cost effective testing facility. Key to this goal is the Control, Monitoring and Display, (CM&D), software whose architecture was defined and demonstrated in this study.

3.2 GBT Philosophy

The major points upon which the GBT design philosophy is based are:

- a. Reconfigurable Design
- b. Real Time
- c. Functional Testing
- d. Modular Design
- e. Flexible
- f. Demonstration Oriented
- g. User Friendly

The broad based, non project dedicated, generic nature of the GBT is implied in the first point. The GBT must be an evolving facility, capable of supporting several current and near term avionic systems. This translates to a firm requirement for rapid reconfigurability. It must not only be able to switch from one test configuration to another, but it also must have sufficient capability to support several parallel efforts simultaneously. These efforts will include everything from basic evaluation of single units in an open loop environment, to full up, multi-string system simulation.

To be truly useful to a number of projects simultaneously, the GBT must accommodate a variety of software and hardware configurations. This characteristic encompasses several traits which include an continuing capability to support several current and near term avionic systems. Implicit to this capability would be a rapid and easy reconfigurability made possible by an architecture that presents a broad compatibility to both hardware and software. This compatibility includes the ability to provide a Real-Time hardware and software interface. This interface must be capable of duplicating the normal interface the Unit Under Test encounters in its native system. Only with such an interface can testing and evaluation be carried out at the required level of fidelity. Just as important is the ability to precisely manipulate the interface characteristics. Fault insertion and off limit operation can enhance the thoroughness of testing.

The GBT is modular at all functional levels so, as it develops and the support requirements change, the lab can add or access the required resources. This translates to the GBT being able to accommodate any vehicle or system simulation of similar complexity to the then current defined reference vehicle and systems. Modular design in both the GBTs hardware and software facilitate an orderly expansion of capability. The foundation of hardware model benchmarks will be validated against real equipment. Once proven, a combination of real and simulated hardware models can be utilized to evaluate any number of proposed system architectures.

Since one of the GBTs primary functions is to provide timely support to new projects, it must have the ability to quickly adapt to the specific needs of those projects. This flexibility must be

a basic consideration in the GBT architecture so it can perform that level of testing or simulation required in a more cost effective manner than currently available to new projects.

3.3 GBT Software Architecture

GBT lab software and the attendant displays fall into two general categories. The first deals with lab management and running tests while the second deals with the development of testing procedures, simulation data, test analysis, output graphics and report generation. The first type, called Control, Monitoring and Display, (CM&D) software has specific operational requirements which must be reflected in each menu and its supporting programming. The second type, called Task Development, (TD), software primarily involves linkage and / or tailoring of existing program modules and datasets to produce task oriented software. These TD programs are controlled

3.3.1 Software Architecture Characteristics

3.3.1.1 Real-time Simulations Multi-Processor Based

The software supports real-time, multi-processor based simulations of existing or new unmanned vehicles including Shuttle-C, Centaur, OMV, STV, and ALS. The software is structured to take advantage of the multi-processor host computer to meet the simulation speed requirements. Additionally, the software is structured to allow variable frame-times for the individual software modules. An example of the multi-processor, variable frame time structure is shown in figure 3.3.1.1-1.




FIGURE 3.3.1.1-1. TYPICAL PARALLEL-PROCESSING TIMING DIAGRAM (SINGLE VEHICLE, MEDIUM FIDELITY, 3-STRING AUTOPILOT AVIONICS)

3.3.1.2 Phases of Flight

The software is structured to allow the capability to simulate any phase of flight including pre-launch, ascent, on-orbit, re-entry and landing. This capability allows the simulation of both individual flight phases and an integrated mission consisting of multiple flight phases.

3.3.1.3 Integration of Avionics Hardware Into Real-Time Simulations

The software provides interface routines to drive appropriate I/O hardware. These routines and associated I/O hardware have the capability of reading from and writing to existing and/or new avionics hardware in a real-time manner. The avionics hardware to be supported includes Guidance and Navigation systems, Controls interface, data acquisition system and power systems.

3.3.1.4 Real Time Simulation of Avionics Hardware

The software modules perform real-time and non-real-time simulations of existing or new avionics hardware. These modules are in varying levels of fidelity to meet necessary real-time requirements. The software allows the simulation of multi-string avionics hardware by the use of multiple software modules and/or actual hardware.

3.3.1.5 Fault Insertion Capabilities

The software allows for the simulation of vehicle/subsystem faults and avionics hardware faults. Manual, pre-canned and random fault-insertion capabilities are provided.

3.3.1.6 Stand-Alone Avionics Hardware Testing

The software provides the capability to perform stand-alone testing of existing and/or new avionic hardware. This capability is independent of the main simulation, though individual simulation routines are used when necessary. The stand-alone testing has an acceptance test procedure (ATP) type of format, providing stimuli to the hardware and monitoring appropriate hardware responses. The software is structured to allow for a variety of test lengths and includes automatic, semi-automatic and manual test capabilities. The semi-automatic and manual test modes are such that an operator can manually select which hardware inputs to stimulate and which hardware outputs to monitor. Additionally, the operator may manually start the execution of any pre-programmed automatic test sequences.

3.3.1.7 User Friendly Interface

The software provides a user-friendly interface based on a tree-structure and utilizing multiple window displays.

3.3.1.8 Multiple Users

The software provides multiple user capability. This capability allows separate users to perform simultaneous independent simulations, LRV tests and software development within the performance constraints of the host computer, bus traffic and I/O constraints and avionics hardware availability.

3.3.2 Menu Architecture

The structure of the multilevel lab configuration software is shown in figures 3.3.2-1, 2 and 3. Each block on these diagrams represent an individual main program module and menu. The top or first block is the Main Status and Allocation menu and attendant Control, Monitor and Display, (CD&M), program. This CD&M menu is used to monitor, control and allocate the GBT resources.




FIGURE 3.3.2-1. LAB CONFIGURATION SOFTWARE: GBT TARGET AND PHASE 1 DESIGNS - PROGRAM / MENU STRUCTURE




FIGURE 3.3.2-2. LAB CONFIGURATION SOFTWARE: GBT TARGET AND PHASE 1 DESIGNS - PROGRAM / MENU STRUCTURE (CONT)




FIGURE 3.3.2-3. LAB CONFIGURATION SOFTWARE: GBT TARGET AND PHASE 1 DESIGNS - PROGRAM / MENU STRUCTURE (CONT)

3.3.3 Menu Design

3.3.3.1 Main Status and Allocation Menu

Figure 3.3.3.1-1 shows a conceptual version of this type of menu. The header or top portion and footer or bottom portion of this and most other control menus are similar. The two most important areas are the SYSTEM ALERT button/annunciator, in the top left corner and the SYSTEM MESSAGE field or footer. These areas are dedicated to the transmission of critical operational or safety related information requiring action by current users of the GBT. The SYSTEM ALERT will be a predetermined message whose content will indicate the type of action required by the current users. The type and variety of message selectable will be appropriate to the functions being controlled at the initiating console. A SYSTEM ALERT initiation will be a simple two or three step sequence that precludes accidental or unauthorized activation. Selection of the SYSTEM ALERT button would access a SYSTEM ALERT menu from which the appropriate message could be selected and sent. The SYSTEM MESSAGE field may be used for routine status messages. Any Alert type of message will be accompanied by an audio signal and the SYSTEM ALERT button will flash.

The major portion of the Main Status and Allocation display contains a functional block diagram of the GBT and its associated resources. In the upper left of this area is the Resource Allocation chart. This interactive chart is used to log and schedule current jobs in the GBT. As each user is identified and the respective test time scheduled, the required resources are selected. As the resources are identified, their assignment is marked with the users ID pattern. Two additional detail menus will probably be developed and accessible from this main menu. The first will be a series of functional block diagrams of the GBT resources in use by each user. The second type of menu will show the hardware allocation to current users by GBT functional element. This is the subject of a subsequent paragraph.

ORIGINAL FILE
OF FOUR COPIES




FIGURE 3.3.3.1-1. CONCEPTUAL VERSION OF MAIN STATUS AND ALLOCATION MENU

3.3.3.2 Hardware Status and Allocation Menu

Figure 3.3.3.2-1 shows the Hardware Status and Allocation Menu which might be used for the Main Control & Demonstration area of the GBT. This menu identifies all the hardware resources within this GBT element, its user assignment, current operational status, and the location of the controlling console. More detailed hardware allocations are possible with this menu. In this and most other control and allocation menus future use of an imbedded Expert System would greatly enhance GBT operation. At the bottom of the menu is a display selection area which permits access to the other Hardware Status and Allocation menus.

ORIGINAL PAGE IS
OF POOR QUALITY

SYSTEM ALERT	GBT Hardware Status & Allocation Main Control & Demonstration Center			TIME & DATE 28 Sept 89 10:47:39
Job #	Status	Control		
123	ON		Main Control Processor	
1	STBY	G&N	Graphics Processor 1	
1	STBY	G&N	Graphics Processor 2	
2	OFF		Graphics Processor 3	
3	OFF		Graphics Processor 4	
1	STBY	G&N	Demo Monitor 1	
1	STBY	G&N	Demo Monitor 2	
3	OFF		Demo Monitor 3	
2	OFF		Demo Monitor 4	
3	OFF		Laser Printer 1	
1	STBY	G&N	Laser Printer 2	
2	OFF		Line Printer 1	
DISPLAY				
MCDC	Core	AHB	Inst	G&N
Prop	Act	Nav	PS	SDL
<i>System Messages and Alerts</i>				

FIGURE 3.3.3.2-1. HARDWARE STATUS AND ALLOCATION MENU

3.3.3.3 Test Control and Monitor Menu

To the user, the typical Test Control and Monitor menu shown in Figure 3.3.3.3-1 may be the most important. From this menu the user must be provided the real time control and visibility to assure his test will stay within specified limits and yield the required data. He must be able to quickly select backup menus that provide the level of data required to investigate off nominal test results. The menu shown follows the convention of grouping the controls on the left of the display with the Emergency Stop button / annunciator at the top. As with the SYSTEM ALERT button, this button is activated by a two or three step sequence. Depending on the functions involved, its activation would initiate a preplanned, rapid shutdown of the assigned or affected resources. Its activation would automatically initiate the appropriate SYSTEM ALERT. The test control buttons will be mechanized to fit the test requirements. The Status fields allow following the hardcopy test procedures and or rerunning portions of preprogrammed tests. Current software tools permit the buttons and fields to reflect changes in status or value. Buttons differ from fields primarily in their ability to act as a selector as well as an annunciator. The display on the right of the menu is a field in which various important test functions can be graphically monitored. The function displayed can be selected from the buttons under the display or requested via the message field in the footer.,




FIGURE 3.3.3.3-1. TEST CONTROL AND MONITOR SCREEN

3.3.3.4 Test Selection Menu

This general type of menu differs basically from those formerly discussed in that it is used to link the necessary software modules and datasets to build a test procedure or simulation. These programs are indicated in the Integrated Simulation and LRU Evaluation blocks in Figure 3.3.3.4-1. The Test Selection menu shown is the top level selection menu which grossly classifies the type of task to be performed, The type of avionics system architecture or element and the operational environment. It also permits selection of specific, previously run tests and or simulations.

SYSTEM ALERT	<h1 style="margin: 0;">GBT TEST MENU</h1>	TIME & DATE 28 Sept 89 10:47:39
<p><u>System Tests</u></p> <ul style="list-style-type: none"> <input checked="" type="radio"/> Shuttle C <input type="radio"/> Centaur <input type="radio"/> OMV <input type="radio"/> STV <p><u>Hardware Tests</u></p> <ul style="list-style-type: none"> <input type="radio"/> IMU <input type="radio"/> FCP <input type="radio"/> INU <input type="radio"/> DAS <input type="radio"/> RVU <input type="radio"/> MDU <input type="radio"/> RDU 	<p><u>Mission Phase</u></p> <ul style="list-style-type: none"> <input type="radio"/> Prelaunch <input type="radio"/> Terminal Count <input type="radio"/> Ascent <input type="radio"/> On Orbit <input type="radio"/> Rend & Dock <input type="radio"/> Deorbit <input type="radio"/> Entry <input type="radio"/> Approach <input type="radio"/> Landing <p><u>Test Mode</u></p> <ul style="list-style-type: none"> <input type="radio"/> System Sim <input type="radio"/> Acceptance Test <input type="radio"/> Other 	<p><u>Test Library</u></p> <ul style="list-style-type: none"> <input type="radio"/> Shuttle C Int <input type="radio"/> Shuttle C <input type="radio"/> Prop <input type="radio"/> ALS Int <input type="radio"/> ALS Core STV Int
<p><u>System Messages and Alerts</u></p>		

FIGURE 3.3.3.4-1. TEST SELECTION MENU

3.3.4 Simulation Models

All program modules and menus are generic, i.e., the menu structure changes for different simulations and lab configurations. All elements are data driven either by user defined data files and/or user commands from the keyboard. The software design goal is to not require new software modules to be written (coded) as a new simulation is defined.

3.3.4.1 Mission/Vehicle/Environment Models

Simulation software is provided to support avionics testing in simulated ascent, orbital and controlled reentry phases. The fidelities and frame types of the software modules are variable and selectable using data files. As a minimum, software modules are provided to support components shown in figure 3.3.4.1-1.

3.3.4.2 Avionics Simulation Models

Simulation software is provided to functionally simulate avionics hardware. The software models are structured to allow for the testing of redundancy concepts such as multiple sets of

avionics (hardware and/or software simulation), cross-channel communications, synchronization and shielding. Software modules are provided to support the components shown in figure 3.3.4.2-1.

SIMULATION MODULE DESCRIPTIONS

- 6 DOF DYNAMICS - PROPAGATES 6 DOF DYNAMICS FOR EACH VEHICLE
- MASS PROPERTIES - CALCULATES TIME VARYING VEHICLE MASS PROPERTIES BASED ON FUEL CONSUMPTION AND VEHICLE STAGING / SEPARATION EVENTS
- AERODYNAMICS - CALCULATES AERODYNAMIC FORCES USING LOWER AND UPPER ATMOSPHERES AND REENTRY MODELS
- BODY BENDING - CALCULATES VEHICLE BENDING EFFECTS BASED ON VEHICLE STIFFNESS AND/OR BENDING MODES
- SLOSH - CALCULATES FUEL SLOSH EFFECTS ON VEHICLE ACCELERATIONS AND CG
- MAIN ENGINES - CALCULATES ENGINE THRUST AND FUEL USE BASED ON LOW AND HIGH FIDELITY ENGINE MODELS
- REACTION CONTROL SYSTEM (RCS) - CALCULATES RCS EFFECTS AND FUEL USE BASED ON LOW AND HIGH FIDELITY RCS AND RCS FLUIDS MODELS
- ACTUATORS - CALCULATES ACTUATOR POSITIONS BASED ON LOW AND HIGH FIDELITY ELECTRO-MECHANICAL ACTUATOR MODELS
- THRUST VECTOR CONTROL (TVC) - CALCULATES THRUST VECTOR FORCES BASED ON ENGINE THRUST, ACTUATOR POSITIONS, AND VEHICLE BENDING EFFECTS
- ENVIRONMENT - CALCULATES ATMOSPHERIC PARAMETERS BASED ON ALTITUDE, SIMULATES DISTURBANCES AND WIND EFFECTS
- HARDWARE / SOFTWARE INTERFACES - PROVIDES I/O ROUTINES FOR HARDWARE IN THE LOOP, I/O SIMULATIONS FOR SIMULATED HARDWARE

FIGURE 3.3.4.1-1. PHASE 1 SIMULATION MODELS:

DESCRIPTIONS

- NAVIGATION - SIMULATES INERTIAL SENSORS AND FLIGHT CONTROL PROCESSOR FUNCTIONALITY AND INTERFACE ELECTRONICS
- VOTING LOGIC - SIMULATES VOTING LOGIC FUNCTIONALITY AND INTERFACE ELECTRONICS
- DATA ACQUISITION - SIMULATES DATA ACQUISITION, REDUCTION AND TRANSMISSION AND INTERFACE ELECTRONICS
- ENGINE CONTROLLER - SIMULATES ENGINE CONTROLLER FUNCTIONALITY AND INTERFACE ELECTRONICS
- RGU AND AA - SIMULATES RATE GYROS AND ACCELEROMETERS
- CROSS-CHANNEL COMMUNICATIONS - PROVIDES CROSS-CHANNEL DATA LINK BETWEEN AVIONICS MODULES (HARDWARE AND/OR SOFTWARE MODELS)
- SYNCHRONIZATION AND SKEWING - SYNCHRONIZES WITH HARDWARE AND PROVIDES ARTIFICIAL SKEWING TO SOFTWARE MODELS
- INSTRUMENTATION - SIMULATES DATA NECESSARY FOR DAS OPERATION

FIGURE 3.3.4.2-1. PHASE 1 SIMULATION MODELS: - AVIONICS SIMULATOR MODELS

3.4. GBT Design Concept Demonstrations

A series of demonstrations was performed to validate several GBT design concepts. The first was performed during the Shuttle C Users Group meeting in May. The second was done in late June and coincided with an Advanced Launch System meeting. The September demonstration marks the end of the HLCV study contract extension and is the most ambitious

and significant to date. Due to interest expressed by ALS, a demonstration is being proposed for the early December 1989 time frame.

3.4.1 May Demonstration

Figure 3.4.1-1 is a functional block diagram of the first demonstration performed in the MSFC Building 4487, Guidance Lab. Though originally planned as an Open-Loop test of a candidate Shuttle C Guidance and Control system, the actual demonstration closed the loop around a prototype Inertial Navigation Unit, (INU). As shown in the diagram, The INU was mounted on a computer controlled, three axis table. The Shuttle C vehicle dynamic model and Flight Control processor models resided in the G&N lab computer. Simulation control and monitoring was the function of the Inertial Navigation System, (INS), Test Station. Additional visibility was provided by a Graphics Workstation.

In addition to the demonstration in the Guidance Lab, a display of an INU prototype was provided at the Shuttle-C Engineering Design Unit. The INU was mounted so it could be manually displaced in any of its sensitive axis and its output was monitored.




FIGURE 3.4.1-1 MAY DEMONSTRATION

3.4.2 June Demonstration

The June G&N demonstration was similar to Mays except the dynamics model of the ALS was used with the ALS Flight Control processor model. These models were resident in the INS Test Station for this simulation. Two other demonstrations were also presented showing Adaptive Guidance Navigation and Control applications for ALS and an Expert System tanking procedure.

3.4.3 September Demonstration

Several additional elements of the GBT were demonstrated in September. These included several hardware and software products. Supplementing the prototype INU was a separate Flight Computer which contained its flight software coded in Ada. A brassboard Remote Voting Unit, (RVU) was used to process Trust Vector Control, (TVC), commands from the Flight Computer. The resulting analog output was interfaced with an actuator model residing now in the Compaq workstation. A small Electro-Mechanical Actuator was also driven by workstation converted TVC commands.

The GBT's name, having gone through several changes, is now the AVIONICS PRODUCTIVITY CENTER, (APC). Figure 3.4.3-1 is the MSFC chart showing the updated APC functions. New among the articles under test are Controllers and Pilot Station.




FIGURE 3.4.3-1 APC FUNCTIONAL DIAGRAM

3.4.3.1 Demonstration Objectives

Figure 3.4.3.1-1 is a functional block diagram of the September demonstration. There were two general objectives / tasks sited for this third demonstration. Control Dynamics was to provide and demonstrate a new modular vehicle dynamics model. They were to be able to demonstrate that model using a model of the Rockwell Shuttle avionics to close the loop. General Dynamics was to then integrate into the simulation the following hardware and software:

- An Ada coded Flight Computer capable of controlling a Shuttle C during ascent
- A Remote Voting Unit capable of processing TVC commands and data
- A prototype Electro-Mechanical Actuator controlled by TVC commands




FIGURE 3.4.3.1-1 SEPTEMBER DEMONSTRATION

Additionally, a demonstration of the user friendly APC control and program development software was requested.

3.4.3.2 Modular Vehicle Dynamics Software

The APC software is required to be modular and dataset driven. The Control Dynamics, (CDy) vehicle dynamics software, developed for September, was to demonstrate these characteristics. During the demonstration briefing, CDy showed the modules selected for the program in use plus others that could be added later. Because of the limited capacity of the current G&N Lab computer, modules such as body bending and propellant slosh were not included. Winds and aerodynamics were included in the demonstrated vehicle dynamic model.

3.4.3.3 Shuttle C, Hardware in the Loop Demonstration.

The CDy vehicle dynamics program resided in the G&N Honeywell XPS100 computer. It is controlled and monitored via the Sun graphics workstation. During the two September demonstrations software only and hardware in the approximately the same ascent profiles were displayed on the workstation making a direct comparison possible.

The Shuttle C flight control software resided in the Motorola 6830 VME modular computer. The ascent profile is determined and controlled by the flight control software. Vehicle angular position and rates were provided by the G&N lab 3-axis table. The MAPS sensed these angular displacements and transmitted this rate and attitude data over the 1553 vehicle bus to the Flight Computer. TVC commands are sent from the Flight Computer to the RVU, via the 1553 vehicle bus, where they are processed into the individual TVC channel command signals. Actuator Position is fed back to the Flight Computer and to the G&N lab computer. This actuator position data is factored into the vehicle dynamics calculations and appropriate commands are sent to the 3-axis table, thus closing the loop. The remaining avionics system hardware functions are simulated in the COMPAQ workstation.

A TVC Electro-Mechanical Actuator was driven by the Compaq workstation using the #1 Shuttle C Main Engine pitch channel commands. This small ICBM EMA and its controller were provided by Allied Signal and represent the typical interface requirements which must be accommodated by an avionics system. The RVU will have the capability to interface directly with the EMA controller in subsequent demonstrations via its analog input/output modules.

3.4.4 Proposed December Demonstration

The December Demonstration, like those that preceeded it, will be a proof of concept demonstration that combines the APC functions previously shown with new key functional elements. The major elements to be demonstrated include high speed lab to lab data communications and integration of the new Propulsion System Lab resources into a closed loop ALS system simulation. Figure 3.4.4-1 is a functional block diagram of the December demonstration.

3.4.4.1 Lab to Lab Data Communications

Realizing the APC goal of linking existing and future lab resources with a central integraton lab rests heavily on high speed data bus technology. It relies on the data networks ability to accomodate the growing bus traffic levels associated with real time operation. Pronet 80 was chosen by MSFC to be the initial high speed data bus network for lab to lab data

communications. The December demonstration will utilize Pronet 80 to link the new Simstar computer in building 4476 to the balance of the equipment in building 4487s G&N Lab. The fiber optic cable used to link the two facilities should exceed 500 feet thus providing a good initial example of transmission capabilities at that moderate range. Successful integration of the software drivers and communication overheads into lab operations software will also be shown.

3.4.4.2 Integration of New Propulsion Lab Resources.

The new Simstar computers capability to provide a real time, high fidelity simulation of the current Shuttle Main engine will be integrated into the GDSS ALS avionics system simulation. Throttle commands will be generated by the Flight Computer and sent to the RVU via the 1553 vehicle bus. The throttle command will be linked to the Engine Simulation over the Pronet 80 link to the Propulsion Lab. Engine thrust level and throttle position will be fed back to the G&N lab over the same Pronet 80 link. The Engine thrust level will be summed with the other engine thrust vectors being calculated in the vehicle dynamics model. A pair of high fidelity TVC actuator models for the same engine will hopefully be available so the thrust vector may be completed at the same level of fidelity. If this is realized, the TVC actuator commands and positions could also be sent over the Pronet 80 link.




FIGURE 3.4.4-1 PROPOSED DECEMBER DEMONSTRATION